The Caribou hardware platform centers on the Control and Readout (CaR) board, a custom interface board that provides all essential resources for operating silicon pixel detector prototypes. Details on the CaR board design and available resources are provided in the System Description section [LINK]. The CaR board connects to a System-on-Chip (SoC) board through an FPGA Mezzanine Card (FMC) interface, with the option of using an FMC extension cable of up to 5 meters. A user-designed detector carrier board—referred to as the Chip Board—links to the CaR board via a SEARAY connector, hosting the detector and its required passive components.

Caribou hardware architecture Caribou hardware architecture

MORE COMING SOON !